The width of the data bus affects: MCQ with Answer and Explanation

The width of the data bus affects:
A. Clock speed only
B. Instruction complexity
C. How much data can be transferred at once
D. Addressable memory
Answer: Option C
Solution (By JKExamLibrary)
Wider bus allows more parallel data transfer.

This question belongs to: Computer CPU (Central Processing Unit)

Discuss this Question (0)

No comments yet. Be the first to start the discussion!

Practice More CPU (Central Processing Unit) Questions

Question #1 Report Error
Thermal Design Power (TDP) of CPU indicates:
A. Maximum heat generated under load
B. Storage capacity
C. Clock speed
D. Number of cores

Correct Answer: Option A


Explanation:
It guides cooling solution requirements.

This question belongs to: Computer CPU (Central Processing Unit)
Question #2 Report Error
Hardware transactional memory (HTM) allows:
A. Software locks
B. No concurrency
C. Sequential execution only
D. Speculative concurrent transactions

Correct Answer: Option D


Explanation:
Like Intel TSX.

This question belongs to: Computer CPU (Central Processing Unit)
Question #3 Report Error
The instruction cache primarily stores:
A. Data operands
B. Frequently used instructions
C. Results
D. Addresses

Correct Answer: Option B


Explanation:
To speed up fetch stage.

This question belongs to: Computer CPU (Central Processing Unit)